- Project Associate – II – Rs. 35000 / p.m.
-
04July2023
-
30July2023
- Less than 35 years
- B Tech/B E in Electronics and Communication Engg and M Tech in Microelectronics and VLSI Design / VLSI System Design / Electronic System Design
- Expertise in Verilog coding, Familiarized with Vivado/ Cadence/ Synopsys tools for FPGA/ ASIC Design flow
- Shortlisted candidates will have to appear for a written test and interview.
- Shortlisted candidates will be intimated through email.
- Project Associate – II -01
Application Link